

# Common Heterogeneous Integration and Intellectual Property (IP) Reuse Strategies (CHIPS)

---

**Daniel S. Green**

*U.S. Defense Advanced Research Projects Agency (DARPA)*

CHIPS Proposers Day  
Falls Church, VA

September 21, 2016





# Ground Rules

---

## Purpose of this meeting:

- Discuss program objectives and structure.
- Provide opportunity for teaming prior to proposal deadline

## Program not final until BAA published

- Please consult published BAA for final program specifics

## Once BAA published and until the deadline for receipt of proposals

- Open communications between proposers and the program manager are encouraged.
- But: Information given to one proposer must be available to all proposers.
- The best way to get a question answered is to email it, and to retrieve your answer from the Questions and Answers list via the MTO solicitations website.
- Note that any question that contains distribution restrictions, such as 'company proprietary', will not be answered.


## Questions:

[DARPA-BAA-16-62@darpa.mil](mailto:DARPA-BAA-16-62@darpa.mil)




# Welcome to the CHIPS Proposers Day

- 08:00-09:00: Registration
- 09:00-09:15: Bill Chappell - Opening Remarks
- 09:15-10:15: Dan Green - CHIPS Overview
- 10:15-10:30: Break
- 10:30-12:00: Presentations
  - 10:30-10:45: AMD - Bryan Black
  - 10:45-11:00: Adapteva - Andreas Olofsson
  - 11:00-11:15: GlobalFoundries - Ajit Dubey
  - 11:15-11:30: X-Celeprint - Chris Bower
  - 11:30-11:45: Northrop Grumman - Augusto Gutierrez-Aitken
  - 11:45-12:00: Summary - Dan Green
- 12:00-13:30: Lunch (self-organized)
- 13:30-15:30: Poster session and networking
- 15:30-16:00: Working with DARPA - Dan Green
- 16:00-16:30: BAA Q&A - Dan Green
- 16:30-17:00: Concluding Remarks - Dan Green



**Organizations Participating Today**





# What is CHIPS?

CHIPS will develop **design tools, integration standards, and IP blocks** required to demonstrate **modular electronic systems** that can leverage **the best of DoD and commercial** designs and technology.

## Today – Monolithic






Image: Intel

## Tomorrow – Modular





CHIPS enables rapid integration of functional blocks at the chiplet level


### Custom chiplets





### Commercial chiplets




COMM



RADAR EW



SIGINT




Adaptive filter	SerDes	SerDes
Beam forming	Beam forming	Adaptive filter
QR Decomp.	QR Decomp.	QR Decomp.



# Why CHIPS? Advanced Si is Expensive...

*Expensive to design at advanced nodes ...*



*... which some commercial products can support ...*



© apple.com

Fab cost for commercial electronics amortized over **one day's** worth of iPhones

*... but DoD cannot.*




Fab cost for a DoD IC amortized over **entire 29-year** acquisition of JSF

Source: "Cashing in with Chips" AlixPartners  
Semiconductor R&D outlook report, 2014.



## ...and IP Reuse is Common for Multicore SoCs...




SEMICO Research Corporation, 2014

IP Reuse is increasingly important and shows no signs of slowing



# ...but Challenging for the DoD

Limited access to global pool of knowledge **and** talent



CHIPS is designed to expand the pool of IP and design resources



# End of Moore's Law?

The Economist

## Faith no Moore


Selected predictions for the end of Moore's Law

Cited reason:

■ Economic limits ■ Technical limits

Prediction issued


Predicted end date



Sources: Press reports; *The Economist*

Economist.com

## Moore's Law



End of Moore's Law means everyone is becoming low volume





### The experts look ahead

## Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate as many as 65,000 components on a single silicon chip.

By Gordon E. Moore

Director, Research and Development Laboratories, Fairchild Semiconductor Division of Fairchild Camera and Instrument Corp.

The future of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new areas.

Integrated circuits will lead to such wonders as better computers—or at least terminals connected to a central computer—automatic controls for automobiles, and personal portable communications equipment. The electronic wrist-watches only a day or two are feasible today.

But the biggest potential lies in the production of large systems. In telephone communications, integrated circuits in digital form will separate channels in multiplex equipment. Integrated circuits will also switch telephone circuits and perform data processing.

Computers will be more powerful, and will be organized in completely different ways. For example, numerous bits of integrated electronics can be distributed throughout the

**The authors**

Dr. Gordon F. Moore is one of the best known scientists in electronics, schooled in the physical sciences rather than in electronics. He earned a B.S. degree in chemistry from the University of California and a Ph.D. degree in physical chemistry from the California Institute of Technology. He was one of the founders of Fairchild Semiconductor and has been director of the research and development laboratories since 1959.

Electronics, Volume 35, Number 8, April 18, 1963

This is stable because

Integrated electronics is established today. Its techniques are almost mandatory for microelectronic systems, since the reliability, size and weight required by some of them is achievable only with integration. Such progress in April, for manned space flight, have demonstrated the reliability of integrated electronics by showing that complete circuit func-

equation place all semiconductors in the equivalent package containing more components. That as components are added, decreased yields more than compensate for the increase in complexity, tending to raise the cost per component. There is a minimum cost at any given time in the past of the technology. At present, it is reached when 50 components are on a chip. With the technology, it is not


**More Than Moore?**

# More Of Moore

It and its oxide, and because it is an abundant and relatively inexpensive starting material.

**Costs and curves** Reduced cost is one of the big attractions of integrated electronics, and the cost advantage continues to increase as the technology evolves toward the production of larger and larger circuit functions on a single semiconductor substrate. For example, in ASICs, the total per-component cost is usually inversely proportional to the number of components; the result of the

First series, Volume 28, Number 5, April 15, 1991



Electronics, Vol. 45, No. 4, April 19, 1999

is economically justified. No barrier exists comparable to the French one, and quantum calculations do offer interesting results in chemical reactions, it is not even necessary to do any fundamental research in order to replace present procedures.

In the early days of integrated circuits, when yields were extremely low, the few integrated circuits are manufactured for individual customers will make large profits.

### Heart problems

Will it be possible to remove the heat generated by tens of thousands of components in a single silicon chip?

If we could shrink a digital computer to the micron, we could use it to design a digital computer. But it won't work. The integrated circuit they have a surface area of about 100 sq microns. To drive the various lines to the gates, each gate has a surface area of about 100 sq microns. As a result, the amount of surface area that is not doing anything is about 10 times the amount of surface area that is doing something. In a digital circuit, the amount of surface area that is not doing anything is about 10 times the amount of surface area that is doing something. In a digital circuit, the amount of surface area that is not doing anything is about 10 times the amount of surface area that is doing something.

Easy all rock climbing

Clearly, we will not be able to build such a component, we would need what is known as a "black box" or a "magic box" to make a particular system work. To do so, we could automate the engineering of large functions so that no disproportionate amount of time would be borne by a particular army. Perhaps newly devised design automation procedures could reduce the time taken to design technological systems.

It may prove to be more economical to build large

G. E. Moore is one of the new breed of electronic engineers, schooled in the physical sciences rather than in electronics. He earned a B.S. degree in chemistry from the University of California and a Ph.D. degree in physical chemistry from the California Institute of Technology. He was one of the founders of Fairchild Semiconductor and has been Director of the research and development laboratories since 1959.



# Conventional Assembly Has Attractive Features for HI ... But Isn't Keeping Up on Pitch and Performance





Image: EETimes

- Flexible heterogeneous integration
- Quick design / manufacturing turn
- Coarse pitch
- Lower performance

- Monolithic process
- Long design / manufacturing turns
- Fine pitch
- Higher performance




Image: IBM

Need to combine speed and flexibility of packaging with  
pitch and performance of advanced heterogeneous device technology.



# Conventional Assembly Has Attractive Features for HI ... But Isn't Keeping Up on Pitch and Performance




Need to combine speed and flexibility of packaging with  
pitch and performance of advanced heterogeneous device technology.






# Diverse Accessible Heterogeneous Integration (DAHI) Foundry for Heterogeneous Integration



**Heterogeneous technology  
integration in accessible foundry**



(first three-technology integration demonstrated in Jan 2015)


Image: Northrop Grumman

Heterogeneous Integration of a diverse array  
of devices on a common Si CMOS platform

**Goal:** To establish a versatile platform of heterogeneous integration  
that enables pervasive impact on DoD systems.




# Heterogeneous Integration: Bridging the Gap



DAHI MPW0


Images:  
Northrop Grumman



DAHI MPW1



Image: Prismark




Advanced PCB


**Package-based:**  
Mature and flexible,  
but not scalable




MEMS + ASIC  
Image: ifixit



PoP memory  
Image: Viking




Stacked die (WB)  
Image: Palomar




Processor + memory PoP  
Image: Finetech


**Technologies Integrated**



Monolithic 3D NAND  
Image: Intel/Micron




Processor + memory TSV  
Image: Micron



F2F wafer-bond  
Image: Tezzaron


**TSV / Wafer-scale:**  
Immature or not well-suited  
for Heterogeneous Integration




NAND/DRAM TSV  
Image: Hynix



Image sensor TSV  
Image: Sony



**Interposer-based:**  
Scalable and flexible







2.5D Si interposer  
Image: TSMC

**DAHI creates integration capabilities beyond current advanced interconnect technologies.**



# Propelled by **Standards** and **Modularity**: Electronics Industry Built via Integration on PCBs



"Printed circuit board" invented by Paul Eisler.

Early PCB demo in a radio.

First HVM PCBs enable proximity fuze during WWII.

Patent to US Army for PCB assembly.

IPC (Institute for Printed Circuits) founded; standards follow.

Image: Intel Multi-layer PCB invented.

Surface Mount Technology on PCBs revolutionizes manufacturing.

HDI / Microvia technology enables further integration.

First package-on-package standard from JEDEC

**DoD jump-start**

1936

1941 1943

1956 1957

1960


1980s

1995

2006


**PCB industry sees steady expansion with DoD origins, standardization, and technology development.**

Global PCB Revenue (\$M)



**Computers, smartphones, and tablet sales: 1975-2011**


Unit sales (thousands)





# Interface Standards: Too Many? Not Enough? How to Compare?

$$\frac{\text{Gbps/mm}}{\text{Energy/bit}}$$




CHIPS challenge: make a usable interface standard





# Interface Standards: Too Many? Not Enough? How to Compare?

$$\frac{\text{Gbps/mm}}{\text{Energy/bit}}$$



CHIPS challenge: make a usable interface standard



So what do we plan to do?

---



## What is CHIPS?

CHIPS will develop the **design tools and integration standards** required to demonstrate **modular electronic systems** that can leverage **the best of DoD and commercial** designs and technology.

Today – Monolithic





Image: Intel




Tomorrow – Modular





CHIPS is focused on creating modular IP – not new IP!



# CHIPS Program – Structure and Timing

PHASE 1	PHASE 2	PHASE 3
Interface and IP Block Demo	Module Demo with IP Blocks	Rapid Module Upgrade
 Integration platform      Interface demo	 Full system IP reuse demo	 Reconfigured demo





# CHIPS Program - Metrics


CHIPS Program Metrics			
Metric	Phase 1	Phase 2	Phase 3
<b>Design level</b>			
<b>IP reuse (1)</b>	> 50% public IP blocks	> 50% public IP blocks	> 50% public IP blocks
<b>Modular design (2)</b>	—		> 80% reused, > 50% prefabricated IP
<b>Access to IP (3)</b>	> 2 sources of IP	> 2 sources of IP	> 3 sources of IP
<b>Heterogeneous integration (4)</b>	> 2 technologies	> 2 technologies	> 3 technologies
<b>NRE reduction (5)</b>	—	> 50%	>70%
<b>Turnaround time reduction (5)</b>	—	> 50%	>70%
<b>Performance Benchmarks (performer defined)</b>	—	>95% benchmark	>100% benchmark
<b>Digital Interfaces</b>			
<b>Data rate (scalable) (6)</b>	10 Gbps	10 Gbps	10 Gbps
<b>Energy efficiency (7)</b>	< 1 pJ/bit	< 1 pJ/bit	< 1 pJ/bit
<b>Latency (7)</b>	≤ 5 nsec	≤ 5 nsec	≤ 5 nsec
<b>Bandwidth density</b>	> 1000 Gbps/mm	> 1000 Gbps/mm	> 1000 Gbps/mm
<b>Analog interfaces</b>			
<b>Insertion loss (across full bandwidth)</b>	< 1 dB	< 1 dB	< 1 dB
<b>Bandwidth</b>	≥ 50 GHz	≥ 50 GHz	≥ 50 GHz
<b>Power Handling</b>	≥ 20 dBm	≥ 20 dBm	≥ 20 dBm

## Notes:


1. Public IP is defined as IP blocks available through commercial vendors or shared among performers.
2. Reuse is defined as existing or previously designed IP that is re-implemented into the current system. Prefabricated IP is defined as IP blocks already physically instantiated.
3. Valid sources of IP must be those that are outside of the performer team.
4. Various Silicon process nodes, RF passives, or compound semiconductor devices.
5. The non-recurring engineering (NRE) cost and turnaround time will be compared against a benchmark design.
6. Minimum bus/lane data rate and should be capable of scaling to higher data rates.
7. Performance relating to transferring data between chiplets compared against a benchmark design.





# TA1: Modular Digital Systems



**Arrays at Commercial Timescales (ACT)**



**Unconventional Processing of Signals for Intelligent Data Exploitation (UPSIDE)**




Targets modular circuits that leverage digital interfaces.

Looking for designs that:


- Leverage modular interface
- Reuse existing IP
- Are DoD relevant

Includes:

- Analog/Mixed signal circuits with digital interface
- non-DARPA designs



Intelligent Computing Algorithm Development



**Cortical Processor**



**Semiconductor Technology Advanced Research Network (STARnet)**

Others: CLASS, Mobile Hotspots, MFRF, ViSAR, ELASTx, ...

**Don't need to start from scratch!**



# TA2: Modular Analog Systems

## RF Unit Cell






Image: NRL

## Modular Devices



## Modular Signal Blocks



Range of analog building block granularity

Seeks to realize modular pseudolithic microwave integrated circuits:

- Leverage modular building blocks
- Demonstrate performance into mm-Wave regime
- Develop sustainable attractive business models

Balance granularity with accessibility, reusability and cycle time




# TA3: CHIPS Supporting Technologies

- Design tools
  - Heterogeneous integration
  - Modular design flows
- Assembly methods
  - Fine pitch
  - Small device handling / testing
  - Multi-device technology processing
- IP blocks


## Sample Digital IP

Processor	Interface	Memory
Image signal	SerDes	Controller
Audio signal	USB	DRAM
Digital signal	PCIe	SRAM
Compression		Flash
GPU		
CPU		
Machine Learning		


## Design Tools



## Assembly Methods



**Fine pitch interconnects**



**Heterogeneous integration**

Images: Northrop Grumman

## Sample Analog IP

Amplifiers	Passives
LNA	Filters
DAC / ADC	PMIC
Envelope Tracker	Transistor Unit Cell
Mixer	PLL

Key challenge will be alignment to TA1 and TA2





# Non-CHIPS Developments

---


Technology NOT germane to CHIPS:

- New device technologies
- Wholly new circuits
- Security specific processes (e.g. obscuration, split fabrication)

Focus is on making modularity work!






# CHIPS end state vs. conventional supply chain





# CHIPS Program – Program Summary

PHASE 1	PHASE 2	PHASE 3
<b>Interface and IP Block Demo</b>	<b>Module Demo with IP Blocks</b>	<b>Rapid Module Upgrade</b>
 <p>Integration platform      Interface demo</p>	 <p>Full system IP reuse demo</p>	 <p>Reconfigured demo</p>

## TA1 Modular Digital Systems

- |  |   |   |
|--|---|---|
| <ul style="list-style-type: none"> <li>• Modularize existing digital design via interface standard.</li> <li>• Critical design review for standards at 8-month mark.</li> <li>• Demonstrate functional IP blocks.</li> </ul> | <ul style="list-style-type: none"> <li>• Demonstrate functional digital design.</li> <li>• Cost + design cycle analysis.</li> <li>• Present design for Phase3.</li> </ul> | <ul style="list-style-type: none"> <li>• Demonstrate rapid upgradability.</li> <li>• Cost + design cycle analysis comparing CHIPS module versus a monolithic implementation.</li> </ul> |
|--|---|---|

## TA2 Modular Analog Systems

- |  |  |  |
|--|--|--|
| <ul style="list-style-type: none"> <li>• Modularize existing analog design via interface standard.</li> <li>• Review design and interface at the 8-month mark.</li> <li>• Demonstrate interconnect performance.</li> </ul> | <ul style="list-style-type: none"> <li>• Integrate blocks into PLIC.</li> <li>• Analyze against SoA for performance, unit cost, NRE, and turnaround time.</li> <li>• Develop business model for modular analog ecosystem.</li> </ul> | <ul style="list-style-type: none"> <li>• Demonstrate rapid assembly of new PLICs.</li> <li>• Analyze against SoA for performance, unit cost, NRE, and turnaround time.</li> <li>• Cost / development time analysis of CHIPS PLIC vs MMIC.</li> </ul> |
|--|--|--|

## TA3 Supporting Technologies

- Design Tools, Assembly Methods, IP in support of TA1 and/or TA2 tasks and metrics



# What CHIPS Means for the DOD

## Reusable function blocks


- QR decomposition
- Waveforms
- FFT

## Access to Commercial IP

- Memory
- SerDes
- Processors

## Big Data Movement

- Image processing
- Machine Learning
- High-speed chiplet networks



CHIPS modularity targets the enabling of a wide range of custom solutions



# What do we plan to spend? and When?



- **Anticipated Funding Available for Award:** DARPA anticipates a funding level of approximately \$70M for the CHIPS program.
- **Anticipated individual awards** – Multiple awards in each Technical Area are anticipated.
- **Anticipated funding type** - 6.2 and/or 6.3
- **Types of instruments that may be awarded** – Procurement contract, grant, cooperative agreement or other transaction.

Important Dates	
Proposers Day	21-Sep-2016
BAA Release (est.)	26-Sep-2016
Abstracts Due*	26-Oct-2016
FAQ Deadline*	23-Nov-2016
Proposals Due*	7-Dec-2016
Program Kick-Off*	Mar-2017

\*Dates are a function of actual BAA release date.



# CHIPS Summary



## Important Dates

Proposers Day	21-Sep-2016
BAA Release (est.)	26-Sep-2016
Abstracts Due*	26-Oct-2016
FAQ Deadline*	23-Nov-2016
Proposals Due*	7-Dec-2016
Program Kick-Off*	Mar-2017

\*Dates are a function of actual BAA release date.


<b>TA1</b>	Modular Digital Systems
<b>TA2</b>	Modular Analog Systems
<b>TA3</b>	Supporting Technologies

Questions: [DARPA-BAA-16-62@darpa.mil](mailto:DARPA-BAA-16-62@darpa.mil)





# CHIPS future of heterogeneous integration



Requires a lot of pieces coming together!



[www.darpa.mil](http://www.darpa.mil)

